I created a custom .def file for systemverilog that I am trying to get loaded into Fisheye. I placed the file in FISHEYE_INST/syntax as instructed and restarted fisheye, but it does not seem to be working.
Did you also add the file extension of the SystemVerilog files (.sv?) to filename.map?
That would look like:
"**/*.sv" systemverilog.def "SystemVerilog"
Full instructions are at Defining your own syntax highlighting in Crucible or Fisheye.
Would you be willing to share your .def file for systemverilog?
You must be a registered user to add a comment. If you've already registered, sign in. Otherwise, register and sign in.
Online forums and learning are now in one easy-to-use experience.
By continuing, you accept the updated Community Terms of Use and acknowledge the Privacy Policy. Your public name, photo, and achievements may be publicly visible and available in search engines.
You must be a registered user to add a comment. If you've already registered, sign in. Otherwise, register and sign in.